

![]() |
![]() |
Master of
Science in Electrical Engineering
The University of Akron, Akron, OH
Thesis: “Analog
and Digital Array Processor Realization of a 2D IIR Beam Filter for Wireless
Applications”
Advisor:
Dr. Arjuna Madanayake
|
Aug. 09-Feb. 12
GPA: 3.87/4.0
|
|
Bachelors in Electronics
and Communication Engineering
Tribhuvan University, Kathmandu, Nepal
Senior Design
Project: “CDMA Network Analysis, Design and Simulation”
Advisor: Er.
Binit Sharma
|
Aug. 03-Feb. 08
GPA: 3.98/4.0
|

![]() |
Graduate Teaching and
Research Assistant
Dept. of Electrical and Computer
Engineering, The University of Akron, Akron, OH
|
Aug. 09-Dec. 11
|
· Designed a
multi-dimensional digital filter capable of filtering carrier-modulated
broadband wireless signals depending on their direction of arrivals using
Xilinx and Achronix FPGAs
· Accomplished
hardware design of multi-dimensional filter using VHDL, Xilinx System
Generator, and Xilinx ISE and synthesized the design for ASIC flow using
Cadence Encounter
· Designed and
simulated an analog VLSI circuit for a 2D IIR beam filter using Cadence
OrCAD, Cadence Virtuoso, and Spectre
· Conducted Monte
Carlo simulations in MATLAB for measuring bit error rate vs.
signal-to-interference ratio of multi-dimensional filters for finite length
fixed-point quantizer precisions
· Administered
Circuits I laboratory and assisted students with PSPICE, MATLAB, and AC/DC electrical
circuit
· Conducted
lectures and problem sessions on combinational and sequential logic circuits
design along with laboratories and design projects assisting students with
logic circuits design using VHDL and Altera Quartus II
|
|
Application and Software Engineer
Huawei Technologies Co., Ltd. Nepal
|
Aug. 08-July 09
|
·
Supervised
planning, installation, and configuration of Kathmandu Node Customized Ring
Back Tone system as a technical implementation manager for Spice Nepal Pvt.
Ltd CRBT Project, and United Telecom
Limited Nepal
· Performed site
surveys, and designed layout for telecom equipment, and power supply
installation
·
Accomplished network planning and IP layout of
servers and switches
·
Configured Huawei Media Gateway and Media Gateway
Controller for signaling and voice communication
·
Installed and configured Oracle database server,
and VERITAS Cluster Server for load sharing
· Successfully
completed CRBT system integration with MSC, HLR, IN, and billing systems
· Performed
regular on-site maintenance of the installed CRBT system and trained
customers on the system
· Prepared
method of procedure documents for system upgrades, and regular weekly and
monthly update reports
|
Engineer Intern
Nepal Telecom
|
Sept. 07-Feb. 08
|
·
Coordinated
a 5-member team on a CDMA Network Analysis, Design and Simulation project
which involved field visits and surveys, and design of a simulation model in
MATLAB for radio frequency signal prediction
· Attended training on Switching and
Gateway System, and CDMA BSS, MSS System at Nepal Telecom
|

![]() |
·
VLSI Design Tools: Altera Quartus II, Xilinx ISE, Xilinx
System Generator, Mentor Graphics Precision, ModelSim, Achronix CAD
Environment, Cadence OrCAD Capture, PSPICE, Cadence IC design environment
(Virtuoso Schematic/Layout Editor, Spectre Circuit Simulator)
· Software
Packages & Programming Languages: MATLAB/Simulink, Mathcad, Cisco Packet Tracer, Wireshark,
Microsoft Office Package, LaTex, VHDL, Verilog, C/C++, Python, PHP, Assembly
language
· Database: MySQL, Oracle
· Operating
Systems: Microsoft
Windows, Linux, Mac OS X
|


![]()
|

![]() |


Download Resume Format
0 comments:
Post a Comment